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ABSTRACT
Decomposition Tool Targeting FPGA Architectures
by
Avinash Ramani
Dr. Henry Selvaraj, Examination Committee Chair 
Professor o f Eleetrieal & Computer Engineering 
University o f Nevada, Las Vegas
The growing interest in the field o f logie synthesis targeting Field Programmable Gate 
Arrays (FPGA) and the aetive researeh earried out by a number o f research groups in the 
area of funefional deeomposition is the prime motivation for this thesis. Logie synthesis 
has been an area of interest in many universities all over the world. The work involves 
the study and implementation o f techniques and methods in logic synthesis. In this work, 
a logie synthesis tool has been developed implementing the aspects of general and 
eomplete Deeomposition method based on funefional deeomposition teehniques [4]. The 
tool is aimed at produeing outputs faster and more efficient than the available software. 
C++ Standard template library is used to develop this tool. The output of this tool is 
designed to be compatible with the available vendor software. Tbe tool has been tested on 
MCNC benehmarks and those created keeping in mind the industry requirements.
Ill
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CHAPTER 1 
INTRODUCTION
Electronic systems are ubiquitous in modem soeiety and very large scale integrated 
(VLSI) circuits are at the heart of modem eleetronie system. These VLSI eireuits contain 
thousands to millions of transistors and interconnections within a very small area. The 
design of sueh eireuits is a complicated and time-eonsuming proeess, and the complexity 
of the process is eonstantly increasing. At the core of the VLSI design problem is tbe fact 
that semiconductor processing doubles the number of transistors that can be implemented 
on an integrated circuit every 2 or 3 years [20].
Effieient design techniques are very important, before designing we need to 
understand tbe system to be designed. The eircuit is called digital because it works on 
discrete values in distinetion to analog circuits which utilize eontinuous values. The use 
of the term cireuit probably has its origins with the term switehing circuit.
Switching circuits were used to control electromechanical relays in 
telecommunication networks. There eireuits were originally strictly combinational, 
meaning they had no memory elements and they were first formalized in terms of 
Boolean algebra in a elassic paper by Shannon [3]. Combinational circuit needs to be 
augmented by memory elements that retain the state o f the cireuit. Such a circuit is called 
a sequential eireuit.
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The ability to build sequential circuits from discrete transistor components resulted in 
a significant advance in the size and reliability of sequential eireuits that could be built. 
There have been many significant advances since the advent of the integrated eircuit, but 
from a designer’s perspective the primary change has been an exponential increase in 
both the number of transistors available and the speed of the transistors. It is the need to 
cope with this continual increase in design complexity that is the primary driver for 
changes in design technology, and logic synthesis is tbe latest response to managing 
design complexity. Tbis bas been tbe motivating factor for selecting this thesis topic. 
From here we proceed to learn about advancements in design technologies moving on to 
programmable device architectures.
In the late 1970’s, most circuits were designed in the full-custom design style, in 
which the designers had complete control over the size and placement o f every transistor 
on the chip. The fabrication o f a full-custom integrated circuit (IC) requires that every 
step o f the fabrication process be performed for each 1C. This made the time for 
fabrication of an 1C long and also increased its cost.
Programmable devices have played a key role in the design o f digital hardware and 
have gone through a eomplete evolution from simple PLDs (Programmable Logie 
Devices) to FPGAs (Field Programmable Gate Arrays) [4].
PLDs were the first chips that could be used to implement flexible digital logic design 
hardware. In other words, you could remove a couple of AMDs, Ors and NOTs from your 
board and replace then with a single PLD. Inside each PLD is a set o f fully connected 
macroeells. There maeroeells are typically comprised of some amount of combinational 
logie (AND OR gates, for example) and a flip-flop. Other names for this class of device
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are Programmable Logic Array (PLA), Programmable Array Logie (PAL), and Generic 
Array Logie (GAL). Because these chips are pretty small, they had a limitation to emerge 
as a general device for digital designs.
In order to cut down the fabrication time and cost, mask programmable integrated 
circuits (MPGAs) were developed in the early 1980s. In MPGAs the transistors on the 
chip are prefabricated but the interconnection between the transistors can be customized. 
Therefore, only the last steps of fabrication have to be performed to obtain each 1C. This 
makes fabrication o f gate arrays fast and less expensive than for custom design.
For large circuits, designers have always felt the need to quickly fabricate their 
design in order to verify its functionality. MPGA’s, though better in this regard than full- 
eustom ICs, do not satisfy this need because they are still too expensive to be used for 
prototyping. This prompted the development o f another technology in the late 1980s, 
namely field programmable gate arrays (FPGAs).
FPGAs have become very important for the rapid prototyping of digital circuits 
and also for the implementation of low-end application specific integrated circuits 
(ASICs). Since the structure of FPGAs is different from MPGAs, different logic synthesis 
algorithms are required to synthesize a design for FPGAs. FPGA which is an advanced 
technology can be used to implement any hardware design.
FPGA consists o f an array of uncommitted elements that can be intereonneeted in a 
general way. The interconnections between the elements are user programmable [4]. An 
FPGA is a semiconductor device containing programmable logic components and 
programmable interconnects. The programmable logic components can be programmed 
to duplicate the functionality of basic logic gates such as AND, OR, XOR, NOT or more
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complex combinational functions such as decoder or simple math functions. A hierarchy 
o f programmable interconnects allow the logic blocks o f an FPGA to be interconnected 
as needed by the system designer. These logic blocks and interconnects can be 
programmed after the manufacturing process by the customer/designer so that the FPGA 
can perform whatever logical function it is needed to perform. FPGAs are generally 
slower than their application-speeifie integrated eircuit (ASIC) counterparts, can’t handle 
as complex a design, and draw more power. However, they have several advantages sueh 
as shorter time to market, ability to re-program in the field to fix bugs, and lower non­
recurring engineering eosts. A typieal FPGA architecture is show in the Fig 1.1.
□ □ □ □





I I Logie Bloek
Programmable Intereonnect
I/O Bloek
Figure 1.1: A Typical FPGA Architecture
R eproduced  with perm ission of the copyright owner. Further reproduction prohibited without perm ission.
In order to develop multilevel decomposition strategies, to understand existing 
methods and implement them, it is essential to know different structures of FPGA Logic 
Blocks in more detail. Some o f old FPGAs which form the base for development of 
decomposition methods are discussed in this section.
Xilinx was the first company to introduce FPGA. The logie blocks used in FPGAs 
from Xilinx contain programmable elements and use ROM-based lookup tables (LUTs) 
to implement functions. A LUT with k address lines and one output line can be used to 
implement any funetion of k variables by storing the value of the funetion for each input 
combination in the LUT. The Xilinx 3000 series logie bloek contains a five-input single­
output LUT, as illustrated in Fig 1.2. In addition it contains multiplexors, some of which 
have programmable control inputs. Each logic block also has a set-reset D-type flip-flop. 
The LUT can be configured into two LUTs with four inputs each, as long as together they 
do not have more than five inputs.
Figure 1.2 Xilinx 3000 Series Logic Bloek
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The Xilinx 4000 series logic block contains two four-input LUTs feeding into a three- 
input LUTs feeding into a three-input LUT as illustrated in Fig 1.3. LUTs with a large 
number o f inputs are like high-fan-in gates while LUTs with a low number of inputs are 
like low-fan-in gates. Higher fan-in gates require fewer levels of logic but are usually less 
area efficient. A mixture of high fan-in gates and low fan-in gates provides the ability to 
optimize for speed in some portions of the circuit and logic density for other portions of 
the circuit. In addition, there is a non-programmable link between the four-input LUTs 
and the three-input LUT. Sinee this connection is significantly faster than any general- 
purpose interconnection link, proper use if this eonnection along the eritieal path may 
significantly speed up the cireuit.
3. 1..I -ic r:
Figure 1.3 Xilinx 4000 Series Logic Block
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Actel developed a medium-grain logic block; the architecture was called Aetel Aet-1 
which is shown in the Fig 1.4. It consists of three multiplexors and one logic gate, having 
a total eight inputs and one output. This logic block can implement 702 distinct logic 
functions. The Act-2 logic block from Actel is similar except that the two multiplexors at 
the input are connected to a two-input AND gate. These logic blocks provide a large 
amount o f functionality for a relatively small number of transistors.
Fig 1.4 Actel Act-1 Logic Block
Another nonprogrammable logic block with a large number of inputs and increased 
functionality is from QuickLogic. It is similar to the Aetel blocks because it has four-to- 
one multiplexor as its basic element. In addition, this bloek has every input of the 
multiplexor connected to the output of an AND gate. The AND gates together with the 
alternating inputs that are inverted provide increased functionality.
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The purpose of this work is to study and re-implement a complete and general 
multilevel deeomposition method to synthesize a given Boolean function in to a network 
of universal eells with fixed number of inputs and outputs. The output in hardware 
description language (HDL), so that it ean be directly fed into vendor tools for placement 
and routing. Numerous sueh implementations have been presented in the past, but none 
generate a eircuit description compatible with the vendor design and synthesis tools.
The work is arranged as follows: The second chapter is written to discuss the existing 
decomposition strategies. The third chapter presents the basic notations, theorems and 
definitions used in developing the general method. Fourth chapter discusses the approach 
and methodology followed to develop this tool. The fifth chapter presents the 
decomposition results obtained from the tool. Conclusions and future work have been 
mentioned in the sixth chapter.
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CHAPTER 2 
BACKGROUND
Functional decomposition is a process of expressing a funetion of n variables as a 
function of fewer variables. For example, the function F { X )  is decomposed into 
functions G and H called predecessor and successor functions, such that 
F { X )  = H{A,G(B))  where A and B are the free and bound sets respectively and 
X  = A u B ( X  is the primary support set of the function F(X). l t ' A n B  = 0 ,  the 
decomposition is called a disjoint decomposition or disjoint serial decomposition, 
otherwise it is called non-disjoint decomposition or non-disjoint serial decomposition [4],
Decomposition
Figure 2.1 Graphieal Representation of Decomposition
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Numerous have been developed sinee 1952, an extensive survey about the history of 
the work done from 1927 to 1994 has been presented in this section. This useful 
information was published in [15], the same has been presented in the following section
2.1 History of the Research on Decomposition
1952: Ashenhurst published paper that defined what we understand now by the 
“Ashenhurst Decomposition”.
1958: Papers published by curtis which came to known as Curtis Decomposition.
1959: S.B.Akers published a paper in whieh he introduced the eoncept of Boolean 
difference, one of the most important eoncepts in the switching circuit theory that has 
been used in conjunction with Boolean decomposition.
1960: J.P.Roth from IBM published a paper that started the sub-area o f the 
Ashenhurst decomposition called the Roth-Karp Decoposition.
1961: Papers were published which refine the decomposition approaches of both the 
Aiken’s Lab, and the IBM group.
1962: H.A.Curtis formulated a generalized theory in a new book. K.K.Maitra 
introduced for the first time some kind of a restricted decomposed network- as cascade 
that was next to become known as the “Maitra Cascade”.
1965: The paper of Akers is the predecessor of the Decision Diagrams approach that 
took over the field of logie synthesis in the 90-ties. Interestingly, the alpha-beta diagrams 
invented by Akers allow solving graphically, and for few variables, many problems that 
remain still o f big interest nowadays.
10
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1967: P. Deschizeaux in Grenoble, France defended one of the first thesis related to 
decomposition, “Synthèse de funetion Booléennes générales”.
1974: G. V. Bochmann and W. W. Armstrong publish a paper “Properties of Boolean 
Functions with a Tree Decomposition”.
1975: J. T. Butler published first of his papers on the number of functions realized by 
cascades, disjunctive networks and other special kinds o f decompositions.
1976: H. A. Curtis published an important paper: “Simplified decomposition of 
Boolean funetion,” which influenced the line of research represented recently by Luba et 
al. M. G. Karpovsky, published the first complete exposition of the spectral approach to 
logic synthesis: “Finite orthogonal series in the design of digital devices”.
1979: Armstrong presented applications of decomposition to pattern recognition, 
learning, adaptation, and extrapolation. This is perhaps the first paper that linked machine 
learning and functional decomposition, being thus the predecessor of the Pattern Theory 
research.
1980: Crist proved that for the uniformly distributed (completely specified) functions, 
the nontrivial decompositions are very improbable for n> 5. He gave probabilities that a 
function will decompose.
1982: R. K. Brayton, and C. Me. Mullen publish “The Decomposition and 
Factorization of Boolean Expressions,” which becomes widely referenced by MIS 11 
literature and reeent U.S. industrial papers.
1983: The first work of the Polish school by Luba was published, a monograph. This 
approach uses partitions and Rough Partitions (set systems) to represent functions, and to 
solve all related decomposition problems.
11
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1984: T. Sasao introduces the concept of Input Variable Assignment which was next 
used to create classes o f non-FD decompositions.
1985: S. L. Hurst, D. M. Miller, J. C. Muzio publish one of modern textbooks which 
emphasize the spectral approach to logic synthesis -  “Sprectral Teehniques in Digital 
Logic."
1986: Luba published his second monograph book on decomposition in Polish. R. E. 
Bryant publishes “Graph-Based Algorithms for Boolean Function Manipulation”, one of 
the most important papers in logic synthesis which invigorated research in decision 
diagrams, and thus led also to the best reeent decomposers.
1987: This is the first year that the increased interest in Boolean decomposition has 
been refleeted in the number of published papers. Several groups that are aetive in future 
years published their first papers.
• A book by the Belorussian group headed by Bibilo is published,
• R.K. Brayton and U.C. Berkeley group publish the first journal paper on MIS II 
system - “MIS -  a Multiple-Level Logic Minimization System.”
• T. Sasao published “Functional Decomposition of PLAs” where the ideas o f PLA 
decomposition were first discussed.
1988: Perkowski and Brown explained the PUB and Ashenhurst/Curtis
decompositions in a simple and unified way, using the coneepts of synthesis with 
multiplexers. A new graphical decomposition method is shown that uses Karnaugh maps 
instead of Ashenhurst’s decomposition maps. Next, a cube-based method for strongly 
unspecified functions is given. The eolumn minimization problem has been redueed here 
to a graph coloring problem for the first time in a published.
12
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1989: S. Devadas et al present an early approach to Boolean decomposition from 
U.C. Berkeley “Boolean Decomposition in Multilevel Logic Optimization.” T.T. Hwang 
et al present a new EXOR-like deeomposition in a paper “Multi-Level Logie Synthesis 
Using Communication Complexity.” D. Varma and E.A. Trachtenberg publish a new 
spectral approach to decomposition in a paper “Design Automation Tools for Efficient 
Implementation of Logie Functions by Decomposition.”
1990: The first paper of R. Murgai et al on “Logic Synthesis for Programmable Gate 
Arrays” has been published, where U.C. Berkeley’s approach to lookup-table based 
FPGAs has been presented.
1991 : Varma and Trachtenberg discussed the problem of evaluating the complexity of 
a Boolean, function, which is very important in decomposition. An important paper by 
Yang and Ciesielski was devoted to a Boolean decomposition of PLAs. A paper of 
Berkeley group by Murgai, Nishizaki, Shenoy, Brayton, and SangiovanniVineentelli, 
“Logie Synthesis for Programmable Gate Arrays,” signified an increased interest of this 
group in Boolean methods of this group. A book with an original approach to 
decomposition was published in Germany -D . Bochmann, B. Steinbach, “Logikentwurf 
mit XBOOLE ”
1992: Y. T. Lai, M. Pedram and S. Vrudhula in their report “BDD-based Logic 
Decomposition: Theory” presented a new approach to Curtis decomposition of multi­
output incompletely specified functions based on Binary Decision Diagrams. Wei Wan 
and Perkowski developed an approach to Ashenhurst/Curtis decomposition that is 
particularly useful for new Lookup-table and fme-grain FPGAs. One of the design 
parameters of their program, TRADE, is the number o f inputs to the non-decomposable
13
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block (for instance, a CLB of Xilinx). In TRADE, several carefully designed heuristic 
techniques are used to obtain high quality solutions without actually searching too large a 
space of candidate partitions, column groupings or column encodings.
1993: A paper by Y. T. Lai, M. Pedram and S. Sastry, “BDD-based Decomposition o f 
Logic Functions with Application to FPGA Synthesis,” presents what is currently the 
published binary decomposer that is able to decompose the largest functions.
1994: H. Selvaraj published his dissertation which presented a general multilevel 
decomposition method to decompose completely or incompletely specified multiple- 
output Boolean functions. Software called DECMAIN was developed in both HP-UX and 
MS-DOS operating systems, based on this method. It produced a DAG where the nodes 
could be directly mapped, one-to-one, into a user defined Logic Block. The system was 
versatile and it was proved by the fact that the chosen type of Logie Block is definable by 
the user and hence is applicable for a wide variety o f FPGAs.
Further discussion involves detailed explanation o f some important methods. Some of 
the important methods are briefly deseribed in this section to get an overview o f different 
functional decomposition techniques.
2.2 Ashenhurst-Curtis Decomposition
Ashenhurst in his classical paper states the disjunctive decomposition theorem based 
on decomposition charts. The theorem states the necessary eondition for a disjunetive 
decomposition to exist. The funetion f(X) is decomposable with free set A and bound set 
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• constant 1,
•  some function, G(B),
• negation G(B) ofG(B).
The decomposable function f(X) is written as:
(2.1)
Curtis described the decomposition of incompletely speeified function in [15]. He 
proved the fundamental theorem:
X ^|g)<2* o /( B ,^ )  = F(ÿi|(B),(^(B),...,^X^),^) (2.2)
This formula states that if the column multiplicity ju{A | B) (under the partition of the 
bound set B and free set A) is less than 2*, then the function / {B, A) can be decomposed 
into the form:
/ ( B ,  W) = F(f), (B), (B ),..., ÿ), (B), ̂ )  (2.3)
We observe that, after decomposition, the big block f  is broken into several smaller 
sub-blocks and F.
2.3 Roth- Karp Decompostion
In the Roth-Karp scheme, a more compact representation of a function in the form of 
a cover of the on-set and a cover of the off-set had been used. Given F{a,b,c,d,e)  a 
selection is made of free and bound variable sets and tests are made for the existence of 
single-output or multiple-output predecessor functions [23].
The observations have been stated formally in two theorems:
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1. Given F(B,A) and g, {B) , there exists F̂  (g, {B), A) = F  i ff  for all cubes b. and 
bj included in B, b. incompatible(non-intersecting) with bj implies
2. I f  the cubes o f  bound set B can be partitioned into k mutually compatible sets 
then a decomposition with a t-outputpredecessor exists, where k <2' and
F  = f;(g ,(B ),.. .,g ,m ,y 4 )  (2.4)
2.4 Bibilo-Yenin Decomposition
Ideas of Ashenhurst and Curtis, and particularly Roth and Karp have been re­
implemented by Bibilo and Yenin before 1987. Their implementations have been 
published in a book.
However, the comparison of the quality of their method with the quantity o f similar 
approaches in the west is difficult as they did not use benehmark funetions. They used 
efficient algorithms for partitioning and eolumn compaction which is performed together 
with encoding. It was similar to the concurrent state minimizations and state assignment 
[15]. Bibilo and Yenin solved functions of 40 input variables, and they tested their 
programs on randomly generated functions. Since randomly generated functions are very 
hard, the performance o f their approach seems to be good, but it is hard to assess.
2.5 He and Tolkersen Decomposition
In 1993 He and Tolkersen proposed a new Boolean extraction algorithm based on K- 
maps. Because of K-map size restrictions, their algorithm is not practical as presented.
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However, there are certain new ideas in their paper which can be perhaps adapted to one 
o f the modern representations of Boolean functions, such as BDD’s or partitioned 
representations [15].
2.6 Spectral Approach of Shen and MeKellar
The search for a fast algorithm for the disjunctive decompositions of switching binary 
functions was studied by Shen. They presented a fast algorithm based on testing a 
necessary condition for decomposability of switching functions. They also showed that 
Reed-Muller canonical from was easier to test for decompositions than the disjunctive 
normal form. Thus, the idea o f a speedup resulting from applying a new function 
representation has been further reinforced [15].
2.7 Groupability Method
An important contribution to revive the interest in functional decomposition was made by 
Boehmann et. al. The method called Groupability method though not general, made 
important theoretical contributions to functional decomposition is considered important 
[15]. Groupability of Boolean functions was the core idea in Bochmann’s method. The 
analysis of incompletely specified functions is carried out by means of Boolean 
differential equations. In a multi-level combinational circuit it is desired that Boolean 
function produces a gate by using two or more other Boolean functions. It is assumed that 
simpler subfunetions reduce the cost o f a circuit. The method tried to iteratively divide 
the given function into sub functions. If  a sub function cannot be built by one gate, the
17
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decomposition is repeated for the subfunetion. “Groupability” of Boolean functions are 
defined as follows [15]:
A Boolean function f{xa,xb,xc) is said to be (disjunctively, conjunctively or 
exclusive-or) groupable with the operation o e  { a , v,©  } and the variables Xa,xb if
/ ( x « , Xb,  Xc) =  g { X a ,  Xc) o h { X b ,  Xc)
It is claimed that if a Boolean function is not groupable by exelusive-or, then it is 
always disjunctively or conjunctively weakly groupable.
A Boolean function f { x h , X c )  is said to be (disjunctively, conjunctively or exclusive-
or) weakly groupable with the operation oe  | v ,  a ,© |  and the variable xb if
/ (Xb,  Xc)  -  g ( X c )  0 h ( X b ,  Xc)
The method was employed to decompose a Boolean function into a network o f two- 
input gates.
2.8 PLA Decomposition
Applying Boolean decomposition to decompose a PLA into two or more cascaded 
PLA’s was proposed by several authors including Ciesielski, Devda and Sasoa [4].
2.8.1 Tsutomu Sasoa’s Method of Multi-Valued Decomposition
Sasao used classical AC decomposition concepts to PLA decomposition. In 1989, he 
presented an application of multiple-valued logic to serial decomposition o f PLAs. This 
approach resembles the classical Curtis decomposition with all predecessor G block 
combined to a single multi-output block. Sasao divided the problem into two 
subproblems: a partition problem and an encoding problem [4].
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His first stage was similar to Curtis decomposition, with only the entries in the table 
still binary. He allowed column multiplicity index value to be higher than 2. In order to 
find a simple circuit he looks for a partition with the smallest multiplicity value. For the n 
variable function there are 2" different partitions. When n is small (< 16) a brute force 
method is used. For larger n the following approach is advocated. The number o f 
variables in the bound set is used. For larger n the following approach is advocated. The 
number of variables in the bound set is denoted by m . Each column of the decomposition 
chart is represented by a logical expression. The number o f expressions in the chart is 
2"' .Therefore when nl is small the decomposition chart is checked as an equivalence of 
two logical expressions.
Sasao was one o f the first authors to discuss the encoding problem in the framework 
of functional decomposition. He experimented with the “one-hot” encoding and the 
“minimum length” encoding and he calculated the total size of the predecessor and 
successor’s PLAs. A very simple encoding algorithm was used by him- “the more 
frequent the pattern occurs in the decomposition chart, the more the number of O’s in the 
code”. Sasao found the one-hot encoding worked better than the minimum-length 
encoding.
2.9 Decomposition of Multiple-Valued Logic Functions
The decomposition of Multiple-Valued functions has been discussed by:
• Thelliez
• Walliuzzaman and Vranesie
• Fang and Wojeik
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• Luba, Mochocki and Rybnik
• Abugharrbieh and Lee




The first approach is to extend the AC binary approach. This approach is represented 
by Walliuzzaman and Vranesie, and Thelliez, for ternary logic. The partition-based 
approach of Luba allows him to create an algorithm that is a straightforward adaptation of 
his former binary algorithms. The second approach is represented by Fang and Wojeik. 
Their paper is very good reference for some non-FD approach to Boolean 
Decomposition. We will call this approach a compositional approach to multiple-valued 
logic synthesis [15].
A few methods will be discussed in the following section.
2.9.1 The Compositional Approach of Fang and Wojeik
In the paper by Fang and Wojeik, the complex problem of identifying whether or 
not the function is decomposable is greatly simplified, because the decomposition is 
considered only in terms of available components. The components may consist of a set 
o f building blocks or a single universal logic module. All functions can be decomposed 
using this approach. In the worst ease, a canonical form of the function is generated, 
leading to a tree structure to implement the function [15].
All functions can be decomposed using this approach. In the worst ease, a canonical form 
of the function is generated, leading to a tree structure to implement the function.
20
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The basic idea is to develop a systematic procedure which emphasizes funetional 
decomposition with modularity. Then apply a top-down approach which seeks to identify 
common sub-functions. The decomposition of the target function into sub-functions is 
considered in terms of available components. The components must constitute a 
functionality complete set. The set can be a collection of building blocks, or a single 
universal building block such as an m-variable multiplexer, a an n-variable PLA [15].
The technique of Dietmeyer is based on using building blocks that are determined 
after the search of partition matrices for a classic decomposition property. Since the 
decomposition may not exist, the set of building blocks will not be found [15].
While in AC approach a function is rewritten in terms of new variables (functions), 
Wojeik and Fang do not attempt to rewrite the function in terms of sub-functions which 
are next used as new variables in the logic equation of the function. Rather, they identify 
which of the available components used to implement the sub-functions can be 
interconnected to represent the target function.
In AC decomposition a binary function:
/ ( x , , X , , X 3 , X 4 )  =  X1X3 -t-XjXj + X ,X ^  +X 2X 4 ( 2 .5)
is rewritten to:
where:
/(x , X; , X3 , x j  = F(vf (x,, X2 ), ̂ (X;, X4 )) (2.6)
F(y4,B) = y4^
y f ( X | , X3 )  =  X, 4- X3 ( 2 .7 )
.8(x^,X4) = X3+X4
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In the approach o f Fang and Wojeik for this example, if a module composed of a two 
input OR gate is used as the available component, then the function may be rewritten as:
F(X; , X4  ) = XgG(X, , X; ) + , X; ) = G(X, , X; )(X; + ) (2 .8 )
where:
G (x,,x,) = X, +X2 (2.9)
is a sub-function.
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CHAPTER 3
BASIC NOTATIONS 
For better understanding o f the problem some o f the definitions given in [4] are 
reproduced in this chapter.
Let us consider a Boolean Function F o f n binary variables x,,...x,, expressed as:
f  :D" ^{0 ,1 ,-}" '
Where ‘-‘is called a ‘don’t care’.
A completely specified function is expressed as F  : {0,1}" {0,1}"'. For this function
if m =], it is called a unitary function and is denoted by f. On the other hand if the number 
o f outputs is more than one, the function is called a group of functions and is denoted by 
F [4].
Definition 3.1 : Minterm and Output Vector:
An element of D" is called a minterm and its respective output is called an output 
vector [4].
Definition 3.2: Espresso Format
Espresso format is a two-level description of a Boolean function.
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It is a character with keywords embedded in the input to specify the size o f the matrix
and the logical format of the input function [15].
Example:
.12 





1 1  1 
.end
In the above example:
.12
Specifies the number o f input variables (2).
.0 1
Specifies the number of output variables (1).
.type fdr
Sets the logical interpretation of the character matrix of output array. Symbol fdr means 
that the truth-table specifies the ON-set, the OFF-set and the DC (Don’t Care) set o f the 
function.
.end
Marks the end of the input logic.
Definition 3.3: Cube
A cube is a compact expression of a set o f minterms. For example minterms 
1 1 0 1 0  and 1 1 0 0 0  can be expressed as a cube 1 1 0 -0 . ‘- ‘means it takes the value of both 0  
and 1 [15].
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If the output of a cube is 1, it is called the ON cube.
If  the output of a cube is 0, it is called the OFF cube.
If the output of a cube is -  (don’t care. It is either 0 or 1), it is called the DC cube. 
Definition 3.4: Indiseemibility Relation
Let B œ X  andV|V2 e  M  . Minterms (v,, )  belong to IND(B) if and only if for every 
x e B ,x (v , )  = x(vJ  [4].
Definition 3.5: Consistency Relation
Let 5  c  7 = and p , q e M . Minterms p , q e  CON{B) if  and only if y(p) ~ y(q)
for every j  e  B , where a\ ~ as means that p  and are equal if  defined [4].
Definition 3.6: Compatibility Relation
Let F  Ç % ; and C, D e F  . The cubes C,D & COM{B)\ f  and only if x(C) ~ x(D) for 
every X ç  F  [4].
The cubes C and D, which belong to the relation COM{B)  are said to be compatible in 
the set B.
Definition 3.7: Partition & Blocks o f Partition
Partitioning of a set of minterms M into abstract classes of certain equivalence 
relation R, i.e M/R is defined by the function specification, where the abstract class of an 
element v e M  (with respect to R) is understood as the set[v]^ = {e e M : v Re}.
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Hence, a family of abstract classes of relation R, i.e M  / R = {[v]^ : v e M} is understood 
as a family of non empty pair-wise disjoint subsets of the set M. The union of such 
subsets is the set M. Every family o f such properties is called a partition of the set M and 
the sets o f a family are called blocks of the partition [4].
We consider a tuple T= (M,A,X,Y),
where M -  non empty finite set o f minterms
A -  Finite set of arguments ‘a’(X is the set of input variable and Y 
is the set of output variables); A = X  u Y  and X  n  Y = 0 ,  where 
for each a e A ,
a -  function which maps the arguments into their values for 
every minterm v g M i.e 
a  {0,1,-}
Definition 3.8: Truth Table
Tabular representation of minterms and their respective output vectors generated by 
the function F is called a truth table[4].
The truth table does not contain input vectors v, for which all the outputs assume 
‘don’t care’ values. Hence sometimes the function F is simply defined as:
F :D " -^ { 0 ,l} '" ,w W e  D "ç{0 ,l} "
To implement a function F as a logic circuit would be the basic requirement of 
multilevel logic synthesis.
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Specification T=(K,A,X,Y) is consistent if  and only if 
C ,D  E COM{X)  => C ,D  E CON{Y).  As mentioned in definitions before COM refers to 
Compatibility Relation and CON refers to Consistency Relation.
Every consistent specification T=(K,A,X,Y) represents a Boolean function 
F  :D " -> {0,1,-}"’, the minimal specification of which can be obtained easily; A 
consistent specification o f function F can be called a truth table. A truth table consists of 
rows of n columns o f variable values from x,tox„, i.e. cubes F  e  {0,1,*}". The columns
from n+ 1  to n+m consist of the output values of the function {0 , 1 ,-}"' for the respective 
input cube [4].
Definition 3.9: R-Partitions
The collection of subsets K/(COM) and as wells as K/(CON) are called r-partitions on 
K and are denoted as COM(X’) and CON(Y’) respectively [4].
R-partitions can be used as a tool to classify cubes o f a Boolean function description. 
It can be shown that r-partition concept is a generalization of the ideas of partitioning a 
set into consistent classes and partitioning a set into compatible classes. Therefore, 
partitioning a set S into consistent classes o f certain relation R and partitioning a set into 
compatible classes of certain relation T can be treated as special cases of r-partitioning
[4].
27
R eproduced  with perm ission of the copyright owner. Further reproduction prohibited without perm ission.
Definition 3.10: Important Operations 
Definition 3.10.1: Inequality
It is said that the r-partition is not greater that if every bloek of the r-
partition is ineluded in at least one block of the r-partition [4].
Definition 3.10.2: Produet
The produet o f the r-partitions and is a r-partition n , the blocks o f which
are the non-empty produets of the blocks of tt, and [4].
Definition 3.10.3: Division
The division ;r, | /r, o f r-partitions Kf\s the r-partition of blocks of.zr, * 7: 2 ,
where every bloek B ^  is the sum of the minimal number of blocks of ;r, • [4].
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This chapter presents the existing decomposition strategies that have been published. 
The content has been extracted and reproduced in the following sections. The main 
references for the methods explained are from [4].
Taking into consideration the funetional dependencies defined in chapter 3, two 
decomposition strategies were identified for decomposing Boolean functions. The first 
one, called serial decomposition relies on partitioning the input variables in such a way as 
to obtain a two-level functional dependency F  = //(y f ,G (F u C ))  . The second one, called 
parallel decomposition, relies on dividing the outputs into two separate groups so that 
each group of outputs depends on lesser or the same number of variables as the given 
function F:
^  ^G2
Where the respective support set of Ygi and Yg2 , Xgi and Xq2  ç  X.
These two strategies of decomposition play a crucial role in developing a general 
multilevel decomposition model.
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Definition 4.2
A variable x, is called an essential variable if the specification table Tp{X ~ { x f )  is 
inconsistent.
Definition 4.3
A serial decomposition of F is set to exist, if there are two functions G and H.
Such that, for each w e is consistent with F(m) and for each
specified (0 or 1) variable in F(m) the corresponding variable in is also
specified [4].
Theorem 4.1
This theorem states the necessary and sufficient condition for the existence o f a serial 
decomposition.
There exists a serial decomposition of F if and only if there exists a partition 0 ^ ,  such 
that:
(1) n G > F ( F u C ) ,a n d
(2)
The theorem was proved in [4]. For better understanding the concept has been 
explained here with examples.
30
R eproduced  with perm ission of the copyright owner. Further reproduction prohibited without perm ission.
Example 4.1
Consider a function F of 4 input variables and 2 outputs as shown in table 4.1 
Let A = {xl}, B ={x2,x3,x0}, C = 0  
P(A) = (0,3,5,7,9,10; 0,1,2,4,6,8,11)
Table 4.1. H Function for example 4.1
xo Xl X2 X3 yo yi
0 0 - - 1 0 0
1 0 0 - - 0 -
2 0 0 1 - 0 0
3 0 1 1 0 - 1
4 0 0 0 0 - 1
5 1 1 1 1 - 1
6 1 0 - 1 1 1
7 0 1 0 - - 0
8 1 0 0 - 1 1
9 0 1 - 0 1 -
P(B) = Po(B),...,P6(B) -  (6,8; 0,1,7; 5,6; 0,1,2; 1,4,7,9; 10,11; 1,2,3,9,11)
Pp = (7,9; 3,4,5,6,8,9; 0,1,2,7,10,11; 1,3,4,5)
Ho -  n G ,. . . ,n c  =(1,4,7,9; 1,2,3,9,11; 0,1,2,7,10,11; 5,6,8)
P (v f).n G  = (1 ,4; 7,9; 1,2,11; 3,9; 0,7,10; 0,1,2,11; 5; 6,8)
Hence, F (/l) • FI ^  F/r
Thus, according to Theorem 4.1, function F is decomposable as F = H(xl, G(x2, x3, xO)), 
where G is a two output function.
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4.2 Maximum Compatible Classes
The main task of decomposition as we understand from Theorem 4.1 is to verify if a 
subset o f input variables for function G which, when applied as a subfunction to function 
H will generate the final function F, i.e. to find a P(B), such that there exists He ^  F (F ) 
which satisfies condition (1) and (2) in Theorem 4.1. The explanation that follows has 
been defined extensively in [4] and the same has been mentioned here to get a better 
understanding of the concept. To solve this problem, consider a subset o f input variables 
B, and an m-block partition P{B) = (B^;Bp,...;B^^) generated by this subset.
A relation of compatibility o f partition blocks is used to verify whether or not a 
partition P(B) is suitable for serial decomposition.
Two blocks B.,Bj ^ P ( B )  are compatible if and only if partition H e obtained from
partition P(B) by merging blocks B| and Bj into a single bloek B]. satisfies conditions in 
Therorem 4.1, i.e. if  and only if
A subset of n partition blocks, B = {B. ,B. ,...,B. } where B. g P(B),  is a class of
compatible blocks for partition P(B) if an only if all blocks in B are partwise compatible.
A compatible class is called Maximum Compatible Classes (MCC) if and only if it 
cannot be properly covered by any other compatible class.
So the set M  = {MCC,,....,MCC,.} of all compatible classes can be formed from the set 
o f all compatible paks(B . ,B j ) . The computation of MCC’s can be summarized as 
follows.
Let S j  be the set containing all the blocks Bi for which B j  and B, are compatible.
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1 ) First initialize a compatible list with one set containing the first block.
2) Starting from B, to Bm, one by one form and test the set Sj.
3) If Sj is an empty set, a new class consisting of one block is added to the CC-list
before moving to the next S. (Since Bloek j is in conflict with blocks Bi to Bj.i it
is placed in a single element set)
4) If Sj is not empty, its intersection with every CC of the current CC-list S.  n C C  is
calculated. If the intersection is empty, the sets are not changed otherwise a new 
class is created by adding to the intersection, a one-element set Bj.
This procedure is explained with an example as shown below.
Example 4.2
For the function of Table 4.3, let B={xl,x2,x4} and A={x3,x5}. Then, 
PF=(3,I0,14,15; 12; 3,16,12,14; 5,7,8,13; 1,8,9,14; 4,8,11,12; 2,6,8,12,14; 2,6,8,12,14) 
P(A) = (2,13,14; 5,11; 1,3,7,8,9,15; 4,6,10,12)
P(B) = (14,15; 2,3; 9,11,12; 6; 13; 1;8,10;4,5,7)
Let us check if BO = (14,15) and B2=(9,l 1,12) are compatible. We have 
Po2(B) = (9,11,12,14,15; 2,3; 6; 13; I; 8,10; 4,5,7)
P(A)*Po2 (B) = (2; 13; 14; 5; 11; 1; 3; 7; 8; 9, 15; 4; 6; 10; 12), does not satisfy 
P(A) .Po2(B) <PF,
BO and B2 are not compatible.
The following table gives the table under consideration in the example above. It is a
table with don’t cares and has 5 inputs and 3 outputs. The problem solved above is for a 3
input logic block.
For B0= {3,4} and Bl={6,9,10}, we obtain
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P01(B) = (14,15,2,3; 9,11,12; 6; 13; 1;8,10; 4,5,7)
And P(A) •P01(B) = (2,14; 13; 5; 11; 1; 3, 15; 7; 8; 9; 4; 6; 10; 12) <PF 
Thus, BO and BI are eompatible. In a similar way we check the compatibility o f each pair 
o f blocks in P(B) finding the following relation COM= {(B0,B1), (B0,B3), (B1,B3), 
(B2,B3), (B2,B4), (B2,B5), (B3,B4), (B3,B5), (B4,B5), (B4,B6), (B4,B7), (B5,B6)}.
Table 4.2. Example with 5 inputs and 3 outputs
Xl Xz X3 X4 Xs Y, Yz Y3
1 0 0 0 0 0 0 0 0
2 0 0 0 1 1 0 1 0
3 0 0 0 1 0 1 - 0
4 0 1 1 0 0 0 1 1
5 0 1 1 0 1 0 0 1
6 0 1 1 1 0 - 1 0
7 0 1 0 0 0 0 0 1
8 1 1 0 0 0 0 - -
9 1 1 0 1 0 0 0 0
10 1 1 1 0 0 1 0 0
11 1 1 1 1 1 0 1 1
12 1 1 1 1 0 - 1 -
13 1 0 0 0 1 0 0 1
14 1 0 0 1 1 - - 0
15 1 0 0 1 0 1 0 0
Hence, assuming that the blocks o f PG are denoted B1,....,B6, we obtain the Sj sets 
and corresponding MCCs. A sample calculation for computing the MCCs is shown 
below.
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\ = 0 C C o = 0
= {0} CC,={0,1}
^ 2 = 0 CC2-{0,]},{2}
,^3= {0,1,2} CC3={0,1,3},{2,3}
^ 4  = { 2 , 3 } CC,={0,1,3},{2,3,4}
,5; ={2,3,4} CC;={0,1,3},{2,3,4,5}
\  = {4,5} CC, = {0,1,3},{2,3,4,5},{4,5,6}
^ 7  ={4} CC  ̂ = {0,1,3}, {2,3,4,5}, {4,5,6}, {4,7}
As the last C-list represents Maximum Compatible Classes, we inelude:
MCCO = 
MCC2 = {F2,F3,B„F;} 
MCC3 = {Fo,F,,F3}
The next step in ealculation Oc is the process o f seleeting only a subset of MCCs 
that cover the set of all bloeks of i.e. {F,,...,F„,}. This proeedure is based on the 
following observation. As for each MCC,. e M , where MCC, = {B. ,B. }, a partition
satisfies the ineq u ality F (^ )* n  then the partition f lc  satisfying the same
inequality i.e. P{A)»Y\c < Pp and having the minimum number o f bloeks can be found 
by solving the fallowing cover problem:
MCCj = B and k=min
For the MCCs computed in Example 4.2, one of the minimal covers is:
and the corresponding He is
H e = (4,5,7; 8,10; 9,11,12,13,1 ; 14,15,2,3,6).
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All the above explanation and examples have been referenced from [4],
4.3 Encoding Compatible Classes
For the purpose o f encoding only a subset of MCCs that cover the set o f all blocks of 
PG are considered. These subsets are nothing but the bloeks ofO c • Encoding eompatible 
classes to construct the H truth table is very important in serial decomposition. The issue 
assumes more importance in multilevel synthesis, where the code assigned for the 
maximum eompatible classes (MCCs) at a particular level influence further 
decomposition. This is true because of the fact that truth table H is partially constructed 
of G block outputs and the G bloek outputs are nothing but the codes allocated during the 
process [4].
Consider a function F with n inputs and m outputs A ” —> T'", where X = {0,1,-} and 
Y = {0,1,-} as defined in Table 4.4. Assume Gin = 4 and Gout = 3 for a disjoint serial 
decomposition such that
F  = H (G(x.,, . . . , ) , A),
Where x.,,...,x.^ g B, A vjB -  X  and Ac^B  = <Z)
If the set A = {x2} the rough partitions:
Pp = (8,9,11,14,16; 4,5,6,7,10,11; 0,1,2,3,8,9,12,13,15,16; 1,2,4,5,6,13)
P(A) = (0,1,2,3,6,7,8,9,10,13,14; 1,2,3,4,5,8,9,10,11,12,13,14,15,16)
P(B) = (0,2,4,5; 2,6,12,13,15,16; 0,1,2,5; 2,9,15; 0,4,11; 13,14,15,16; 0,8,11; 7,15; 
0,1,3,8; 7,10).
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Table 4.3. Example for Encoding Classes
A subset of maximum compatibility classes that cover all the bloeks of P(B) is: 
C C (0)={B 9} = (7 ,10)
C C (1 )-{B 7 }  - (7 ,1 5 )
C C(2)={B6} =(0,8,11)
C C (3 ) = { B 4 }  =(0,4,11)
CC(4) = {B3,B5,Bg} = (0,1,2,3,8,9,13,14,15,16)
C C (5 )= {B ,}  =(2,6,12,13,15,16)
CC(6)={Bo,B2} =(0,1,2,4,5)
There are seven CCs and therefore seven codes are needed to encode each o f them.
If a cube is a member o f two different classes, it is possible to encode the classes in such 
a manner so that the two codes differ only in one position. This leads to eventually 
encoding the cube found in both the classes with a code having one “don’t care” value.
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Analogically a cube found in four different classes receive a code with two “don’t care” 
values and the four classes to which the cube belongs are encoded in such a way that the 
codes differ only in two positions. Such an encoding proeedure retains and sometimes 
even introduces “don’t care” values in the G function and consequently in the H function 
also. This, results in significantly reducing the space require to store the truth tables, and 
may reduce the number of blocks require to implement a function. A smaller table also 
reduces the calculation complexities [4].
For the example under consideration, where 1 equals 3, the cube 0 belongs to four (2' '̂ 
') Classes (k is the number of bits in the code) CC(2), CC(3),CC(4) and CC(6), and hence 
we look for four codes that differ only in two positions. As no code has been used 
already, the codes 000, 001, 010,011 are selected and the four classes in which the cube 0 
is found are encoded as follows:
CC(2):010 CC(3):011 CC(4):001 CC(6):000
As there is no other cube found in four classes, the cube that belongs to two {2^'^) 
classes is considered for further encoding. The following seven cubes are found in two 
classes: 1,4,7,8,11,13,16. First, cube number 1 is considered. The cube found in CC(4) 
and CC(6). Since both the classes are already encoded and the codes differ only in one 
(k-2) position. The next cube is taken for consideration, i.e. cube number 4, which is 
found in CC(3) and CC(6). Though both the classes are already encoded, the codes differ 
in more than one position and hence it is decided that cube four cannot be encoded at this 
point and it is added to the set of cubes Z, which are to be encoded later. The next 
element cube number seven is found in CC(0) and CC(1) and as neither CC is encoded, 
we look for 2^'^ available codes which differ only in k-2 positions.
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Such codes are found and the classes are encoded as follows:
CC(0): 100 CC(1): 101
The ease for the cube 8 is similar to the ease o f cube 4 and hence it is added to the set 
Z. Cube 11 is encoded in a similar way as cube 1. the cubes 13 and 16 have one CC 
encoded already and there is no second code available, which differs only in one position 
with respect to the accepted code. Therefore both the cubes 13 and 16 are added to the set 
Z. Now, the classes holding the elements which belong to only one class are encoded, if 
they are already not encoded. Thus CC (5): 111. The G function truth table at this level of 
encoding is given in Table 4.5. All these examples and tables have been extracted from 
[4], which was considered as a bible for this particular thesis.
Table 4.4. G function
X , X4 Xo X3 g'o R'z
0 - - 0 - 0
1 - - 0 1 0 0
2 - 1 - - Not coded
3 - 0 0 1 0 0 1
4 1 - 0 0
5 - 1 0 - 0 0 0
6 - 1 1 0 1 1 1
7 - 0 1 1 1 0
8 0 0 - Not coded
9 - 1 1 1 0 0 1
10 0 0 1 1 1 0 0
11 - 0 0 0 1
12 - 1 1 0 1 1 1
13 - - 1 0 Not coded
14 - 0 1 0 0 0 1
15 1 - 1 - Not coded
16 - - 1 0 Not coded
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4.4 Encoding Cubes
The encoding method as discussed in section 4.3 had encoded the eompatible classes in 
such a way that the eubes 4,8,13 and 16, which belong to more than one CC, have 
inconsistent eubes. Moreover, there may be cubes which belong to more than one CC but 
not to 2^'' number o f classes. These eubes also have inconsistent codes for obvious 
reasons. In the example under consideration there are two cubes 2 and 15 each of which 
belongs to three classes. These eubes are also added to the set Z o f non-eneoded eubes.
A cube found in set Z can be easily coded if it is split into all possible combination of 
minterms. But it is not the most effective solution. It is desirable to retain as many “don’t 
cares” as possible in a given cube and introduce as many “don’t cares” as possible in the 
code to be allotted. Hence, initially a cube is split into two components so that the 
resulting sub-eubes belong to a lesser no of CC. For example, one way of splitting cube 2 
is to substitute the “don’t care” value at the most significant position with a “0” and “ 1”: 
(-1-): (01 -) and (11 -)
The encoding method is formulated as a six step proeedure in [4]. This proeedure is to 
encode each cube belonging to set Z:
Step 1: Two sub-cubes are obtained by splitting a cube at a position where a
“appears. The truth table of the G function is searched if both the sub­
cubes have been encoded already. If not, different pair o f sub-cubes is 
obtained by splitting the cube at a different position and search is 
continued until codes are found for a pair of sub-eubes. If this step does 
not yield any result, step 2 is executed.
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Step 2: Here instead of searching for truth table G, each sub-cube is compared
with a product of all elements of a CC and if the sub-cube is compatible to 
the product it is said that the sub-cube is encodable. If both the sub-eubes 
are encodable, the codes o f the respective eompatible classes are accepted 
as the codes for the sub-eubes.
Step 3: If Step 2 does not produce any result. Step 3 accepts even if only one sub­
cube is encodable and allots the code of the eompatible of the CC to the
sub-cube concerned. The other sub-cube is added to the set Z as a non- 
eneoded cube for further splitting.
Step 4: If Step 3 has also failed to produce any satisfactory result, then the given
cube is split at the most significant position where a is found and both 
the sub eubes are added to the set o f non-eneoded cubes Z to be split 
further.
Step 5: Repeat failed execution of Step 1 thru 4 may produce eubes may produce
eubes with no Under such a situation of the Maximum Compatible 
Classes of all the cubes in the table G eompatible to the cube under 
consideration are collected. Each code is treated as a potential candidate 
code and if a code is consistent, then it is accepted. It is worth noting that 
this kind o f situation may arise where there are two intersecting eubes.
Step 6; If Step 5 fails, then the cube ought to belong to a CC which has not been
allotted a code by the method described in 4.3. Therefore the CC to which 
the given cube belongs is given any available code.
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If  a cube is allotted a cube in Step 3 or 4, its consistency with the table G is 
verified before proceeding further. The consistency o f the final table is checked as still 
there maybe inconsistency because o f intersecting cubes. In case sueh a pair of 
inconsistent cubes is detected, the cube or cubes eneoded using Step 2, 3 or 4 are 
eonsidered as not encoded and the described six step procedure is revoked onee again to 
eneode the cube or cubes.
Reverting back the example, the set o f non-encoded cubes in the truth table G is; 
Z={2,4,8,13,15,16}. The cube (—10) numbered 13 is initially split into two sub-eubes (0- 
10) and (1-10). As these sub-cubes are not encoded already, the next pair of sub-cubes (- 
010) and (-110) are verified. It is found the cubes are eneoded and their codes are:
-010 : 001 (row 14 in Table 4.5)
-110: 111 (row 12 in Table 4.5)
Step 1 does not yield any results for other elements of set Z. In Step 2, cube number 
four(l-OO) is split as (1000) and (1100). The sub-cube (1000) is compatible to the product 
of all the elements of CC(3) and hence its code (Oil) is aeceptable. The sub-cube (1100)
is compatible to the product of all the elements o f CC(6) and hence its code (000) is also
acceptable. Since both the sub-cubes have acceptable codes, they are encoded as such. In 
same way the cube 8 is also eneoded as:
0000 : 010 
0001 : 001
Step 3 codes the cubes 2 and 15 as follows:
Cube 2. - 1 -  0 1 -  : 000
11--: not coded
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Cube 15. 1-1- -> 101-: -01 (*coiTipatible to CC(1) and CC(4)*)
111-: not coded
Execution of Step 3 has left two more cubes to be encoded. The eube(l 1 -) is encoded in 
Step 2 as:
110-  : 000
111-: not coded
Now, the only eube left not encoded is (111-) and it is encoded in Step 2 as:
1110  : 111 
1111:001
As all the inputs cubes o f the table G are eneoded, the table is verified for any 
inconsistency. It is found that the cube 2 and 6 are inconsistent:
Cube 2. 0 1 -  : 000
Cube 6. -110: 111
As cube 2 was encoded using Step 3, annul its eode and start encoding (01—) all over 
again from Step 1. In Step 3 the following code is found:
010- :  000 
Oi l - :  not coded
One more run of the entire procedure for the cube (Oil-) fetched the following codes for 
the cube (Oil-) in Step 5.
0 1 1 0 : 111 
0111 : 001
No more inconsistency is detected and this ends the process of eneoding. The final G and 
H table are given in Table 4.6 and Table 4.7.
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Table 4.5. G' Function for example on encoding cubes
X, X4 xo X3 go g'l g'2
0 - - 0 - 0 - -
1 - - 0 1 0 0 -
2 - 0 0 1 0 0 1
3 1 0 0 0 0 1 1
4 - 1 0 - 0 0 0
5 - 1 1 0 1 1 1
6 - 0 1 1 1 0 -
7 0 0 0 0 1 0
8 - 1 1 1 0 0 1
9 0 0 1 1 1 0 0
10 - 0 0 0 1 -
11 - 0 1 0 0 0 1
12 1 0 1 - - 0 1
Table 4.6. FI Function for example on encoding cubes
g'o g'l g'2 X2 yo yi
0 0 1 0 0
1 0 0 - - 0 -
2 0 0 1 - 0 0
3 0 1 1 0 - 1
4 0 0 0 0 - 1
5 1 1 1 1 - 1
6 1 0 - 1 1 1
7 0 1 0 - - 0
8 1 0 0 - 1 1
9 0 1 - 0 1 -
10 1 1 1 0 0 0
11 - 0 1 0 0 0
4.5 Approach to Develop the Software Tool
The method described in the earlier chapter has been implemented in a tool 
“AHOSEA”. The programming language used to implement the tool is C++. Primarily,
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the Windows Platform was used to develop the tool. But due to better flexibility and 
memory management Linux was selected. Some modules have been adapted from an 
existing software tool called “Hosea” developed by Michal Pleban of Warsaw University 
o f Technology. The basic framework remains the same, though there are a number of 
enhancements in the design.
A brief introduction to Hosea is given below. This is followed by a discussion of 
some of its modules that have been adapted in the implementation o f AHOSEA.
Hosea was developed by Michal Pleban at Warsaw University o f Technology, 
Poland. This software tool performed serial and parallel decompositions. It was designed 
to be a run on command line arguments. All the parameters were to be given in command 
line by the user. Values such as free set or the bound set, the output file for the G Table 
and the output file for the H table. The user also had to mention if he needed to perform a 
serial decomposition or a parallel deeomposition. A sample o f the command line 
argument passed to perform decomposition is given below.
1) To perform Serial Decomposition
hosea -i rd84.pla -b 0,1,2,3 -ol resultG.pla -o2 resultH.pla
2) To perform Parallel Decomposition
hosea -i rd84.pla -p 0,1 -ol resultG.pla -o2 resultH.pla 
Since this code was developed before the year 2000 with old ANSI Standards in mind, it 
would not work on Newer Linux maehines with latest compilers. However, now the 
ANSI standards have changed. The Code has to be updated to be eompliant with the 
latest standards in order to be accepted by the new compilers.
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Hosea deeomposes a benchmark in steps; each time decomposition is performed two 
files are generated. In the ease of serial decomposition, the G table and the H table are 
generated. In the case of a parallel deeomposition the two split tables are generated. 
However the user has to pass the generated H file again as command line argument to 
perform further decomposition. This requires knowledge of decomposition techniques to 
seleet the inputs in the case o f serial decomposition or the outputs in parallel 
decomposition. The results generated were in different files and the user had to sean 
through all the files to get the final decomposed strueture to find out the number of 
eombinational logic blocks used. The other tools that have been developed perform an 
excellent job with a drawback of not producing an output file understandable by vendor 
software. These aspects were analyzed and the result was the tool “ahosea”.
Number o f issues has been addressed in the developed software tool, whieh were not 
present in the deeomposition tools available till date. They have been listed below.
1) User Interaetion and Interaction Free Options.
2) Compatible with all Latest Linux versions.
3) Output in the form of circuit descriptions understood by vendor software
whieh is in the form of Hardware description language.
4) Faster runtimes
5) Output naming issues in each level has been thoroughly analyzed and
resolved.
Many more minor enhancements have also been implemented after working on other 
tools and analyzing the points in which they fall back. Initially this tool was planned to be 
developed under windows environment. Due to the lack of flexibility in managing
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memory, the idea was discarded. However, the tool was 45% complete. It would work on 
the benchmark to compute the Maximum Compatible Classes.
The developed tool was written in C++ under Open SuSE 10.2. It is complaint with 
the latest ANSI standards. The tool aecepts the input file in Espresso format and 
decomposes the benchmark and produces the result as a VHDL file. This VHDL is 
completely synthesizable and has been tested in Xilinx ISE 8.H. The project comprises of 
25 Files including both the header files. In the next chapter we will diseuss further with 
some simulation o f benchmarks and their results. Screen shots of the progress of 
decomposition are also presented.
47
R eproduced  with perm ission of the copyright owner. Further reproduction prohibited without perm ission.
CHAPTER 5
EXPERIMENTAL RESULTS AND DISCUSSIONS
As mentioned earlier the developed software tool has been used to test benchmarks 
and the results obtained are presented in this chapter. The software generates a circuit 
description file (VHDL), whieh can be synthesized using Xilinx ISE 8.H. This tool 
however does not decompose all benehmarks, as parallel decomposition has not yet been 
implemented.
Due to complexity in generating VHDL files and in pursuit to cater to memory issues, 
parallel decomposition will be targeted in future work.
Tests have been eonducted on some standard MCNC benchmarks and the results are 
tabulated and compared with the synthesis reports. Though it does not satisfy a complete 
decomposition, it definitely performs serial decomposition. The program quits if  it eannot 
proceed with serial decomposition.
The following screenshot in Figure 5.1 was taken from Linux operating system Open 
SuSE 10.2. It displays the Terminal windows were the program was exeeuted. This 
window displays all the files in the directory.
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[ = , 8 0
': .e 3 3 lû n  E d it V iew  B o o l m a i t .3  ':.e# in ':i5 H e lp
b u n t y @ l i n u x - l r n n : ~ / D e s k t o p / s r c >  I s
b u n t y @ l i n u x - l r n n : ~ / D e s k t o p / s r c >  |
Figure 5.1. Program and Header Files.
All the above displayed files are required to compile the program. Once the 
compilation procedure is complete, the Linux executable file is created. For the purpose 
o f proving the software result a completely specified benchmark “RD84” is used. 
However other benchmarks were also decomposed and synthesized. The screenshots that 
are presented in the section are only for “RD84”. A large benehmark “avinash5” was also 
created to prove that the tool can decompose large benchmarks. All these results are 
tabulated in the later sections.
The Figure 5.2 shows the make process to produce the Linux executable file.
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> î̂ .-̂ TTyTTt-ftv-r,! rftzr
e i  i i o n  Edi t  v i e w  Boo l  m a i l  •:. S e t t i n g s  H e lp
iBL
bunt,y@1 inux—Irnn :~/Desk’top/sr'c> make
g++ -02 utils.o utils.cc
§++ -02 cube.o cube.cc
g++ -02 main.o main.ccg++ -02 function.o function.ccg++ -02 file.o file.cc
g++ -02 decomp.o decomp.cc
g++ -02 args.o args.cc
g++ -02 check.o check.cc
g++ —o ahosea utils.Q cube.o main.o fu file.o decomp.o args.o check.o
burrty @1 inux-lrnn ; ~/Deskt.op/src> |
Figure 5.2. Process to make a file
The next screenshot in Figure 5.3 is the startup screen displaying the manual and 
automatic options for decomposition. It can be seen in Figure 5.3 that after selecting 
automatic decomposition, the files name o f the benchmark is entered.
e s s i o n  E d i t  v i e w  B o o f m a i l - . s  s e t t i n g s  H e l p
bunt.y@linux — Irnn :~/Deskt.op/src> . /ahosea
/>KM(>K>K>K>K>K>KM<)K>K>K>K>K>K>K>K>K>K>K)K>K)K>KM<>K>K>K>K>K)K>K>K>K>K)K>K>K)K>K)K>K>K>K)K>K>K>KM(>K>K)K>K)K)K>K)K>K>K)K)K)K>K>K>K>K/
HOSEA_A version : 2007 Avinash Ramani , University of Nevada—Las Vegas
y  H<>K>K>K)K>K>K>K>K)K)K>K>KM<)K>K>K)K>K>K>K>K>k)K)KH()K>k>K>K)K>K>K>K)K>K>K>K>KX(>K>K>K)k>K>K>K>K>K>K)K>K>K>K>K>K>t(>K>K>K>K>K)KM(X<H< /
Decomposition options avaliable :
a ------------ > Automatic Decompostion
V ------------ > Verbose Decompostion
Enter your Choice : |
Figure 5.3. Startup Screen
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S e i . s io n  E d it Vie-w B o c d m a i l  s  S e t t in g s  H e lp
bunty@linux-lrnn:^/Desktop/src> ./ahosea
/  >K>K>K * * * > !<  )K>K)K>K)K>K>K>K)K>K)K>K)K*>K)K>K>K>K)K)K>K*>KM<>K>KH<>K>K)K>K>K)K)KM<>K)K>K)K*>K)K>K>K)K)K*)K>K>K>K)K>K>K>K>K>K>K /
HOSEA_A version: 2007 Avinash Ramani, University of Nevada-Las Vegas/  >K >K *********** >K )K>K>K>K )K>K)K>K )K >K >K)K >K>K >K >K >K>K MOK >K)K>K)K)K)K MOK ****** *>K*)K>K>K>K)K)K>K>K>K>K>K /
Decomposition options avaliable :
a ------------> Automatic Decompostion
V ------------> Verbose Decompostion
Enter your Choice : a
Enter the Filename : rd84.preB
Figure 5.4. Entering the Name of Benchmark file
The next step that follows is displaying the options to the user. Flere we select the size 
o f the logic cell in the targeted architecture. Shown below is the screenshot in Figure 5.5.
zjtsil . . .
S e s s i o n  E d it v ie w  B o c d m a iK s  S e t t in g s  H e lp
Number of inputs(from the file) :8 
Number of outputs(from the file) :4 
Type of Format(from the file) :fr
Number of 1ines(from the file) :256
Given input and outputs are of the form(from the file): 
INPUTS :
XO XI X2 X3 X4 X5 X6 X7
OUTPUTS:
YO Yl Y2 Y3 
Provide the Logic Cell Size :
Input=>B
Figure 5.5. Display Options
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Once the cell size has been entered by the user, the deeomposition process starts and 
VHDL fie is generated. The next screen shot in Figure 5.6 shows the process completed.
on  Edit Viêw B oo lm a il 'S  Settin g s  H elp
Decomposition Stage 1 completed successfully
0
112
Decomposition Stage 2 completed successfully
112
224
Decomposition Stage 3 completed successfully
224
294









Figure 5.6. Process Completed
For a benchmark like RD84, the process goes on smooth. For large benchmarks 
which have don’t cares and are not fully specified, the software exits the program when it 
encounters a situation where it cannot perform serial decomposition anymore. The VHDL 
file that was generated for RD84 can be found in APPENDIX A.
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This file is completely synthesizable in Xilinx ISE. The Synthesis report is as shown 
in APPEDIX B.
Simulations were performed for various benchmarks and their results were tabulated. 
The table on the following page gives the performance analysis of the tool.
Where:
BM -  Benchmark Filename
X -  Inputs in the Benchmark
Y -  Outputs in the Benchmark
P -  Number of lines in the benchmark
I -  Number of inputs o f the Logic Cell
O -  Number o f outputs o f the Logic Cell
S(i -  Size of the Decomposed Table
Su -  Size of the Original Table
DCB -  Number o f don’t cares in the Benchmark
DCD -  Number o f don’t cares in the decomposed table
T - Time in Seconds
L - Number o f Levels
Lo - Number o f LUTs implementing decomposed table
Ld - Number o f LUTs implementing original table
D - Delay in nano seconds
Sh - Size of the H Table
Sg - Size o f the G Table
Sd - Size of the decomposed table
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Size of the undecomposed table
Number of don’t cares in the Benchmark





The tabulated values clearly show that when vendor tool is used to synthesize the 
truth table, the number of LUTs used is increased as compared the synthesis after logic 
minimization (Ld Vs Lo). Since some of the benchmarks considered are small and have 
lesser don’t cares, in some cases the difference may not be notable. However in majority 
of the cases the decomposed table synthesis gives uses lesser LUTs.
Two cases have been presented here, the first one is for a 4 input, 1 output Logie 
Block and the second one is for a 3 input and 2 output logic block.
Figure 5.7. Performance Analysis for a 4 input and 1 output logic block
B V X Y P I 0
T
(sec: L C LB s L d Lo
D
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rdS4 S 4 1 :6 4 1 0 : 16 99 14 10.9 10- 9"S 4S9 90"9 0 0 6 9 " 0.00 0 1.14 9.00
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Figure 5.8. Performance Analysis for a 3 input and 2 output logic block
B Y X Y p I 0
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(sec: L CLB s Ld Lo
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Performance analysis data was used to plot graph of ((Logic cell size/ Number of 
inputs) * Number of outputs) versus Number o f CLBs, Number of Levels, R.













(l/X)*Y vs LUTs (BenchMark & Decomposed Table)
♦  LUT for s y n th e s is  
of B e n c h m a rk
LUT for s y n th e s is  
of D e c o m p o s e d  
T ab le
« *
0.00 2.00 4.00 6.00
(l/X)*Y
8.00 10.00
Figure 5.9. Plot o f (I/X)*Y vs. Number o f LUTs
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«  S iz e  of 
D e c o m p o s e d  
T ab les  
' S iz e  of O riginal
♦  , ♦
T able
0.00 2.00 4.00 6.00
(l/X)*Y
8.00 10.00
Figure 5.10. Plot o f (I/X)*Y vs. Size of the Tables






#D on 't c a r e s  in 
B e n c h m a rk
#D on 't C a re s  in th e  





4.00 6.00 8.00 10.000.00 2.00
(l/X)*Y
Figure 5.11. Plot of (1/X)*Y vs. #Don’t cares in the Tables
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Figure 5.12. Plot of (I/X)*Y vs. #Don’t cares in the Tables
We can see clearly from the tabulations that there is reduction in the size of the 
decomposed table from the un-deeomposed table. The initial goal of this thesis was to 
develop a complete decomposition tool, due to the complication o f file handling and 
complexities of parallel decomposition implementation; work has been constrained to 
serial decomposition. However, this is tool can be used to perform deeomposition for 
benchmarks. A successful decomposition of benchmarks has been presented along with 
Hardware Description o f one o f the simulations.
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CHAPTER 6 
CONCLUSIONS
A decomposition tool targeting FPGAs has been presented. This tool performs 
Serial Decomposition, based on the original method “FPGA-Based Logic Synthesis” by 
Selvaraj and Luba [4],
“AHOSEA” software, developed for Linux Based Machines produces a circuit 
description that is synthesizable in vendor design and synthesis tools and has been 
successfully tested with Xilinx ISE 8.1i. The software is capable o f decomposing a 
design based on the logic block size o f the targeted FPGA architecture.
The software has been designed to be user friendly. However this tool does not 
ineorporate full control of the decomposition process as compared to the predecessor 
tools DECMAIN and DEMAIN available. Altogether it can perform fast serial 
decomposition and produce machine understandable circuit descriptions in VHDL
Though this method is performing serial decomposition, it employs a method to 
split the file into unary functions if in case a serial decomposition does not exist. It is 
however possible to integrate parallel deeomposition in the same software. A framework 
for the Graphical User Interface has been designed but not implemented, future work 
could also involve in working on this areas. For larger benchmarks this software tool 
would not produce satisfying results, more work could be focused on finding solution to 
these problems.
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APPENDIX A
HARDWARE DESCRIPTION OUTPUT
—VHDL File produced using Decomposition Tool aHosea 
—University of Nevada-Las Vegas
library IEEE;
use lEEE.STD LOGIC I I64.ALL; 
use lEEE.STD LOGIC ARITH.ALL; 
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity decomposition is 
Port (
XO, XI, X2, X3, X4, X5, X6, X7 : in stdjogic ;
YO, Y I, Y2, Y3 : out s td jo g ic  ); 
end decomposition;

































s td jo g ic v ec to r 0 to 3)
s td jo g ic v ec to r 0 to 3)
s td jo g ic v ec to r 0 to 3)
s td jo g ic  vector 0 to 3)
s td jo g ic  vector 0 to 3)
s td jo g ic v ec to r 0 to 3)
s td jo g ic v ec to r 0 to 3)
s td jo g ic v ec to r 0 to 3)
s td jo g ic  vector 0 to 3)
s td jo g ic v ec to r 0 to 3)
s td jo g ic v ec to r 0 to 3)
s td jo g ic v ec to r 0 to 3)
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std jog ic  vector (0 to 3); 
s td jog ic  vector (0 to 3); 
s td jog ic  vector (0 to 3); 
s td jog ic  vector (0 to 3);
blklO <= XO & XI & X2 & X3 ;
process(blklO) 
begin






















































0 <= 'O' 
0 < = ' l '  
0 < = ' l '  
0 <= 'O' 
0 < = ' l '  
0 <= 'O' 
0 <= 'O' 
0 < = ' l '  
0 < = ' l '  
0 <= 'O' 
0 <= 'O' 
0 < = ' l '  
0 <= 'O' 
0 < = ' l '  
0 < = ' l '  
0 <= 'O'
= > G 10< =  'O' ;
process (blkl 1) 
begin
case blkl 1 is
when "0000" =>G11 < = 'O' 
when "1000" =>G11 < = 'O' 
when "0100"=>G11 < = 'O' 
when "1100"=>G11 <= '1 ' 
when "0010" => G il < = 'O' 
when "1010"=>G11 <= '1 '
60













=>G11 < = T '; 
=>G11 <=T ' 
=>G11 <= 'O' 
=>G11 <='1' 
=>G11 <='1' 
= > G 1 K = '1 ' 
= > G 1 K = '1 ' 
= > G 1 K = '1 ' 
=>G11 <='1' 
=>G11 <='0' 
=>G11 < = '0 ';
end process;
blkl2 <= XO & XI & X2 & X3 ;
process (b lk l2) 
begin
case b lk l2 is
when "0000" => G12 <= 'O'
when "1000" => G12 <= 'O'
when "0100" => G12 <= 'O'
when "1100" => G12 <= 'O'
when "0010" => G12 <= 'O'
when "1010" => G12 <= 'O'
when "0110" => G12 <= 'O'
when "1110" => G12 <= 'O'
when "0001" -> G12 <= 'O'
when "1001" => G12 <= 'O'
when "0101" => G12 <= 'O'
when "1101" => G12 <= 'O'
when "0011" => G12 'O'
when "1011" => G12 <= 'O'
when "0111" => G12 <= 'O'
when "1111" => G12 <= '1'
when others == > G 12< = ' O';
end case;
end process;

























Mk21 <= X4 & X5 & X6 & X7 ;
process (blk21) 
begin



































1 1 1 1
others
=> G20 <= 'O' 
=>G 20 <='1 ' 
=>G 20 <= '1 ' 
=> G20 <= 'O' 
= > G 2 0 < = '1 ' 
=> G20 <= 'O' 
=> G20 <= 'O' 
=> G 20<= '1 ' 
= > G 2 0 < = '1 ' 
=> G20 <= 'O' 
=> G20 <= 'O' 
=> G 20<= '1 ' 
=> G20 < -  'O' 
=>G 20 < - '1 ' 
=> G 20<= '1 ' 
=> G20 <= 'O' 















" 1 1 1 1
others
=> G21 <= 
=> G 21 <= 
=>G21 <= 
-> G 21  <=




=> G 21 <= 
=>G21 <= 
=> G21 <= 
=> G21 <= 
=> G 21 <= 
=> G 21 <= 
=> G 21 <= 
=>G21 < -  
=> G21 <= 'O'
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when "0000' => G22 <= 'O'
when "1000' => G22 <= 'O'
when "0100' => G22 <= 'O'
when "1100' => G22 <= 'O'
when "0010' => G22 <—'O'
when "1010' => G22 <—'O'
when "0110' => G22 <= 'O'
when "1110' => G22 <= 'O'
when "000 r => G22 <= 'O'
when "1001' => G22 <= 'O'
when "0101' => G22 <= 'O'
when "1101' => G22 <= 'O'
when "0011' => G22 <= 'O'
when "1011' => G22 <= 'O'
when "0111' => G22 <= 'O'
when " i n i ' => G22 <= '1'
when others => G22 <= 'O';
end case;
end process;




when "0000" => G30 <= 'O'
when "1000" => G30 <= '1'
when "0100" => G30 <= 'O'
when "1100" => G30 <= '1'
when "0010" => G30 <= 'O'
when "0001" => G30 <= '1'
when "1001" => G30 <= 'O'
when "0101" => G30 <= '1'
when "1101" => G30 <= 'O'
when "0011" => G30 <= '1'
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when " 1000 











b lk 3 2 < = G 1 0 & G ll & G 1 2 & G 2 0 ;
process(blk32) 
begin
=> G31 <= '0 ' 
=>G31 <= 'O' 
=> G31 <= '1 ' 
=>G31 <= '1 ' 
=> G31 <='0 ' 
=>G31 <= '0 ' 
=> G31 <= '1 ' 
=>G31 <= '1 ' 
=>G31 <='0 ' 
=>G31 <= '0 ' 
=>G31 <= 'O' ;
case blk32 is
when "0000' => G32 <= 'O'
when "1000' => G32 <= 'O'
when "0100' => G32 <= 'O'
when "1100' => G32 <= 'O'
when "0010' => G32 <= '1'
when "0001' => G32 <= 'O'
when "1001' => G32 <= 'O'
when "0101' => G32 <= 'O'
when "1101' => G32 <= '1'
when "0011' => G32 <= '1'
when others => G32 <= O';
end case;
end process;

































=> G40 <= 'O' 
=> G 40<= '1 ' 
=> G40 <= 'O' 
=> G40 <= '1 ' 
=> G40 <= 'O' 
= > G 40< = '1 ' 
=> G 40<= '1 ' 
=> G40 <= 'O' 
=> G40 <= 'O' 
=> G40 <= 'O' 
=> G 40<= '1 ' 
= > G 4 0 < = '1 ' 
=> G40 <= 'O' ;
end process;





when " 1000 
when "0100 










=>G41 <= '0 ' 
-> G 4 1  <= '0 ' 
=> G41 <= '1 ' 
=>G41 <= '1 ' 
=> G41 <= '0 ' 
=> G41 <= 'O' 
=> G41 <= 'O' 
=> G41 <= '1 ' 
=> G41 <= '1 ' 
=> G41 <= 'O' 
=> G41 <= 'O' 
=> G41 <= '1 ' 
> G41 <= 'O' ;
end case; 
end process; 




when "0000" => G42 <= 'O' ; 
when "1000" => G42 < = 'O';
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" 0100 "  
" 0010 "  
" 1010 "  
" 0110 "  
" 0001 "  
" 1001 "  
" 0101 "  
" 0011 "  
" 1011 "  
" 0111 "  
others =
=> G42 <= 'O' 
=> G42 <= 'O' 
=>G 42 <= '1 ' 
= > G 4 2 < = '1 ' 
=> G42 <= 'O' 
=> G42 <= 'O' 
-> G 4 2 < = '1 ' 
= > G 4 2 < = '1 ' 
=> G 42< = '1 ' 
=> G 42< = '1 ' 
=> G42 <= 'O' ;
end process;














when "0101 " 
when "0011" 
when "0111" 
when others = 
end case; 
end process; 
blk51 <= G32 & G 40& G 41 & G42 ;
process (blk51 ) 
begin
case blkSl is
when "0000" = > Y 1 < =  'O' 
when "1000" =>Y1 <= 'O' 
when "0100" => Y l <= 'O' 
when "1100"=>Y1 <= 'O' 
when "0010" => Y l <= 'O'
=> YO <= 'O' 
=> YO <= 'O' 
=> YO <= '1 ' 
=> YO <= '1 ' 
- >  YO <= 'O' 
->  YO <= 'O' 
=> YO <= 'O' 
=> YO <= 'O' 
=> Y 0< = '1 ' 
=> Y 0< = '1 ' 
=> YO <= 'O' 
=> Y 0< = '1 ' 
=> YO <= '1 ' 
=> YO <= 'O' ;
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when "0001 ' 
when "lOOr 
when "01 o r  
w hen"001r
when others => Y 1 <= 'O' 
end case;
=> Y1 <= '0
— > Y1 <= '1
Y1 <= ']
=> Y1 <= '1
=> Y1 <= '1
=> Y1 <= '1
=> Y1 <= '0
=> Y1 <= ']
end process; 




















blk53 <= G32 &  G40 &  G41 &  G42 ;
=> Y2 <= 'O' 
=> Y2 < -  'O' 
=> Y2 <= 'O' 
=> Y2 <= 'O' 
=> Y2 <= 'O' 
=> Y 2 < = '1 ' 
=> Y2 <= 'O' 
=> Y2 <= 'O' 
=> Y2 <= 'O' 
=> Y2 <= 'O' 
=> Y2 <= 'O' 
=> Y2 <= 'O' 
=> Y2 <= 'O' 




when "0000" => Y3 <= 'O' 
when "1000" = > Y 3 < = '1 ' 
when "0100"=> Y 3< = '0 ' 
when "1100" = > Y 3 < = '1 ' 
when "0010" =>Y 3 <= '1 ' 
when "1010" => Y3 < = 'O' 
when "0110"=>Y 3 <= 'O' 
when "1110"=> Y3 < = '] ' 
when "0001" => Y3 <= 'O'
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when "1001" = > Y 3 < = '1 ';  
when "0101" =>Y 3 < - '1 ' 
when "0011" =>Y3 <='1' 
when "0111"=>Y 3 < = '! ' 
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APPENDIX B
XILINX ISE SYNTHESIS REPORT
HDL Synthesis
Synthesizing Unit <decomposition>.
Related source file is "C:/Documents and Settings/Avinash/Desktop/Benchmark 
Results/Benchmark Results/rd84-4-3.vhd".
Found 16x1-bit ROM for signal <Y3>.
Found 16x1-bit ROM for signal <G10>.
Found 16x1-bit ROM for signal <G11>.
Found 16x1-bit ROM for signal <G12>.
Found 16x1-bit ROM for signal <G20>.
Found 16x1-bit ROM for signal <G21>.
Found 16x1-bit ROM for signal <G22>.
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Advanced HDL Synthesis Report
Macro Statistics 
#ROM s 
16x 1 -bit ROM 
4x1-bit ROM
Low Level Synthesis
Loading device for application Rf Device from file '3s4000.nph' in environment 
C:\Xilinx.
Optimizing unit <decomposition> ...
Mapping all equations...
Building and optimizing final ne tlist...
Found area constraint ratio of 100 (+ 5) on block decomposition, actual ratio is 0.
Final Report
Final Results
RTL Top Level Output File Name 










# 10s ; 12
Cell Usage :
# BELS : 14
# LUT3 : 2
# LUT4 : 12
# 10 Buffers : 12
# IBUF : 8
# OBUF : 4
Device utilization summary:
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Selected Device : 3s4000fg676-5
Number of Slices; 8 out of 27648 0%
Number of 4 input LUTs: 14 out of 55296 0%
Number of bonded lOBs: 12 out o f 489 2%
TIMING REPORT
NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE. 




No clock signals found in this design 
Timing Summary:
Speed Grade: -5 
Minimum period: No path found
Minimum input arrival time before clock: No path found 
Maximum output required time after clock: No path found 
Maximum combinational path delay: 10.861ns
Timing Detail:
All values displayed in nanoseconds (ns)
Timing constraint: Default path analysis 
Total number of paths / destination ports: 104 /4
Delay: 10.861ns (Levels of Logic = 5)
Source: X3 (PAD)
Destination: Y3 (PAD)
Data Path: X3 to Y3
Gate Net
Cell:in->out fanout Delay Delay Logical Name (Net Name)
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lBUF:I->0 3 0.715 1.066 X 3JB U F (X3 JB U F )
LUT4:10->0 5 0.479 1.078 Mrom data Mrom G l 1 (N4)
LUT4:10->0 1 0.479 0.976 Mrom_data_Mrom_G31 (N9)
LUT4:10->0 1 0.479 0.681 Mrom data Mrom Y3 (Y3 OBUF)
0B U F:l->0 4.909 Y3 OBUF (Y3)
Total 10.861ns (7.061ns logic, 3.801ns route) 
(65.0% logic, 35.0% route)
CPU : 17.72 / 18.54 s | Elapsed : 18.00 / 19.00 s 
Total memory usage is 153264 kilobytes
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